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Epitaxial Al/GaAs/Al structures having controlled thickness of high-quality GaAs and pristine interfaces have been
fabricated using a wafer-bonding technique. III-V semiconductor/Al structures are grown by molecular beam epitaxy
on III-V semiconductor substrates and bonded to silicon and sapphire. Selective etching is used to remove the III-V
substrate followed by surface cleaning and superconductor regrowth, resulting in epitaxial Al/GaAs/Al tri-layers on
sapphire or silicon substrates. Structures are characterized with reflection high energy electron diffraction, atomic force
microscopy, X-ray photoelectron spectroscopy, transmission electron microscopy, and X-ray diffraction. Applications
of these structures to the field of quantum information processing is discussed.
I. INTRODUCTION
Superconductor heterostructures are playing an impor-
tant role in the rapidly developing field of quantum infor-
mation processing. Superconducting qubits utilize super-
conducting circuit elements and Josephson junctions (JJs)
which are made using nanofabrication techniques to store
information1,2. Transmon qubits which consist of capaci-
tively shunted JJs are made using a variety of superconduc-
tors typically deposited on low-loss substrates such as sil-
icon and sapphire. Voltage tunable ‘gatemon’ qubit struc-
tures have been demonstrated using Josephson junctions con-
sisting of superconducting aluminum contacts to high mo-
bility InAs nanowires3 and 2D electron gasses4. In reports
exploring topological superconductivity motivated by topo-
logical quantum computation, high mobility III-V materials
with spin-orbit interaction are integrated with superconduc-
tors (most commonly aluminum) in fabricated mesoscopic
structures consisting of semiconducting channels, supercon-
ducting contacts, and gates5–7.
In all of the above-mentioned applications, the observed
physics and device properties have been shown to be
quite sensitive to the superconductor-semiconductor inter-
face. Mechanisms of loss and decoherence in superconduct-
ing qubits have been studied extensively8–11, and it has been
shown that material imperfections at superconductor inter-
faces can be the dominant source of loss10. As a result, large
planar capacitors are commonly used in transmon circuits to
dilute surface and interface loss which increase coherence
at the cost of scalability12. In mesoscopic superconductor-
semiconductor structures employed to study topological su-
perconductivity, a so called ‘hard’ induced superconducting
gap has been shown to be a requirement for topological pro-
tection of the proposed topological qubits13,14. These hard
induced gaps have only been observed when the superconduc-
tor/semiconductor interface is clean and free of oxides15,16.
Epitaxial JJ structures are of particular interest in the
field of superconducting qubits where the Al/AlOx/Al JJ ele-
ments used in state-of-the-art transmons contain a high den-
sity of structural and chemical inhomogeneities17,18 which
contribute to loss and decoherence. High quality super-
conductor/dielectric/superconductor tri-layers could replace
the JJ and capacitor elements currently used in trans-
mon designs, improving scalability and coherence. Trans-
mons could even be made from a single superconduc-
tor/dielectric/superconductor tri-layer having the appropriate
dimensions with a single structure serving as both the capaci-
tor and the Josephson junction19, if the loss associated with
the dielectric and interfaces could be made low enough, a
challenge which has not yet been overcome. Conventional
semiconductors could be an excellent candidate for this appli-
cation, owing to their well understood and tunable properties
including bandgap energy and lattice constant.
Growth of many superconductors on semiconductors in-
cluding Al-on-GaAs20–23 and Al-on-Si24,25 is well estab-
lished. However, growth of high-quality single crystal semi-
conductors such as Si and III-V’s on conventional elemental
superconductors such as Al is likely not possible due to con-
cerns such as symmetry mismatch and reactions and rough-
ening that occur at the high growth temperature required for
the semiconductor. Yan et al.26 succeeded in growth of high
quality nitride-based semiconductor structures on supercon-
ducting NbN, but the authors used thick AlN/GaN buffer lay-
ers grown on the NbN and did not address the problem of
moving to thin semiconductor layers required for tunneling
junctions. Because of the challenges of materials integration,
single-crystal semiconductor based tunnel junctions have not
been fabricated by direct growth of semiconductors on super-
conductors, though several other techniques have been used to
create tunneling junctions using semiconductors.
JJ structures using amorphous Si27,28 and Ge29 have been
successfully fabricated and studied; however the semiconduc-
tors are amorphous which limits their usefulness for super-
conducting qubit technology due to loss associated with the
structural and bonding disorder. Van Huffelen et al.30 have
studied transport in Nb/Si/Nb JJ’s with single-crystal degen-
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erately doped p-Si layers. These structures were fabricated us-
ing a backside selective etch to form a thin membrane which
was subsequently coated with Nb on both sides. Because of
the fabrication technique, the thickness of the Si layers could
not be precisely controlled in contrast to direct growth tech-
niques and high Boron doping which is required to obtain etch
selectivity.
Magnetic tunnel junctions (MTJs) having single-crystal
GaAs tunneling barriers were fabricated by Kreozer et al.31,32.
In these studies, an adhesive wafer-bonding technique was
used to obtain pinhole free tunnel junctions with single crys-
tal GaAs barriers and poly-crystalline Fe electrodes. Perfor-
mance of the Fe/GaAs/Fe MTJs was limited by the imperfect
magnetic structure at the Fe/GaAs interfaces due to reactions
that occur between Fe and GaAs32,33.
In this work, a novel wafer bonding and aluminum regrowth
process is presented for fabrication of epitaxial Al/GaAs/Al
tri-layer structures. These structures have been made with ar-
bitrary GaAs thickness and are shown to be structurally ho-
mogeneous with clean, atomically sharp interfaces. Though
GaAs was the only semiconductor used in this study owing to
the ease of materials growth and established selective etches,
it is expected that much of the presented process may be ex-
tended to other semiconductors including other III-V’s and Si
as well as semiconductor heterostructures.
II. PROCESS OVERVIEW
The novel process used to fabricate epitaxial Al/GaAs/Al
tri-layers is outlined in Fig. 1. GaAs/AlGaAs structures grown
by MBE are capped with epitaxial Al and removed from
vacuum. A wafer bonding process is used to bond the III-
V/Al stack to either Si(100) or Al2O3(0001) after which the
GaAs(100) substrate is removed using selective wet etching.
Following removal of the final AlGaAs protective layer, sam-
ples are loaded back into ultrahigh vacuum, the surface oxide
is removed using an atomic hydrogen cleaning procedure, and
epi-Al is regrown resulting in the complete Al/GaAs/Al tri-
layer structure.
III. MATERIALS GROWTH
A Veeco Gen3 III-V MBE system was used for both
arsenide and aluminum (superconductor) growth. Semi-
insulating, epi-ready 2-inch diameter GaAs(001) substrates
were baked at 200°C in a high vacuum loadlock before out-
gassing at 350°C in an ultrahigh vacuum (UHV) prepara-
tion chamber. Outgassed substrates were loaded in to the
MBE chamber followed by native oxide desorption at 600°C
in an As2 overpressure. GaAs/AlGaAs ‘double-etch-stop’
structures were grown at 580°C having the layer structure:
GaAs(40nm)/Al0.75GaAs(50nm)/GaAs(250nm)/
Al0.75GaAs(200nm)/GaAs(500nm)/GaAs(Sub). Following
arsenide growth, samples were cooled to below 350°C in
an As2 overpressure. Upon cooling, the surface reconstruc-
tion observed by reflection high energy electron diffraction
(RHEED) changed from a (2x4)/c(2x8) observed during and
immediately after growth to the expected As-rich c(4x4) sur-
face reconstruction. Once the sample was cooled, the arsenic
valve was closed, the sample was removed from the MBE
chamber, and was further cooled to room temperature in the
UHV prep chamber for a duration of at least 10 hours.
After cooling to room temperature, samples were loaded
back in to the MBE growth chamber for epitaxial aluminum
growth. Previous reports have shown that the orientation
of Al thin films grown on GaAs(100) can be controlled us-
ing the GaAs surface termination, growth rate, and growth
temperature20–23. When the substrate is kept at room tem-
perature, Al grows predominantly in the (110) orientation on
As-rich GaAs(100) and in the (100) orientation on the Ga-rich
GaAs(100) surface. These results were repeated using the sys-
tem employed for this study on separate calibration samples
which were studied with X-ray diffraction (XRD) and atomic
force microscopy (AFM).
The wafer-bonding procedure used to complete the tri-layer
process is very sensitive to surface roughness and therefore
minimizing surface roughness of the epi-Al layer is required.
The lowest surface roughness was observed for Al(100) grown
on the Ga-rich GaAs(100) surface which was used for the re-
mainder of the process for that reason. An As-rich GaAs(100)
surface can be transformed to Ga-rich by either reducing the
As-flux during growth or by annealing in the absence of, or
in a reduced As overpressure. The surface reconstruction may
be monitored by RHEED with the Ga-rich surface indicated
by a c(8x2) or (4x6) surface reconstruction34,35.
While obtaining a Ga-rich surface near growth temperature
is straightforward, it was found that maintaining this Ga-rich
surface while cooling the sample to below 350°C was difficult
to reproduce due to residual arsenic partial pressure imme-
diately following MBE growth. In order to achieve the re-
quired reproducibility, samples were cooled to room temper-
ature with the As-rich c(4x4) reconstruction as was described
previously. 2 ML of Ga was deposited on the c(4x4) surface at
room temperature and the RHEED was observed to transform
to a (1x1) or unreconstructed surface. Al was immediately
grown on this surface at a rate of 0.8 Å/sec. A 4-fold sym-
metric RHEED pattern consistent with Al(100) was observed
which was confirmed by XRD. The evolution of the RHEED
patterns during this procedure are included as Fig. 2.
IV. WAFER BONDING AND SUBSTRATE REMOVAL
After Al growth, samples were removed from vacuum,
coated with a layer of photoresist which is used to protect the
wafer surface from particles, and cleaved into quarters of the
original 2 inch diameter wafers. Photoresist was then stripped
in acetone, rinsed with isopropanol (ACE/ISO), a thin 5nm
Ti layer was deposited by e-beam evaporation to serve as an
adhesion layer, and 20nm of aluminum oxide (AlOx) was de-
posited by atomic layer deposition (ALD) using TMA and
H2O at a substrate temperature of 300°C. After AlOx depo-
sition, samples were again cleaned in acetone along with a
3-inch diameter as-received Al2O3(0001) wafer for bonding.
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FIG. 1. Overview of the Al/GaAs/Al tri-layer process flow.
FIG. 2. Evolution of RHEED patterns observed during Al growth.
(a) c(4x4) reconstructed GaAs at room temperature. (b) The same
surface following deposition of 2ML Ga. (c) 40nm Al(100) de-
posited on the surface shown in (b) with the expected epitaxial re-
lationship Al[001]||GaAs[011].
After rinsing in isopropanol, both the AlOx/Al/GaAs sample
and the sapphire bonding wafer were immediately loaded into
an EVG 810 plasma activation tool. After pumping down, the
wafers were exposed to an O2 plasma for 30 seconds to acti-
vate the surface.
Following the surface activation process, samples were ex-
posed to atmosphere, the surfaces were immediately brought
into contact, and pressed together using graphite clamping
fixtures. Pressure was administered by applying a calibrated
torque to nuts on the press fixture resulting in an approximate
pressure of 200kPa. The press fixtures containing the sam-
ples were then loaded into an air oven held at 300°C for a
period of about 12 hours to complete the wafer-bonding pro-
cess. With the exception of the Ti and AlOx coating layers,
this wafer bonding procedure is very similar to the low tem-
perature plasma assisted bonding procedure used for InP/Si
direct bonding which is discussed in more detail by Pasquar-
iello and Hjart36.
After wafer bonding was completed, the GaAs(100) sub-
strates were mechanically thinned prior to selective wet etch-
ing. The Sapphire bonding wafer was attached to a polishing
fixture using Crystalbond wax followed by mechanical polish-
ing using 600 grit sandpaper with isopropanol as a lubricant.
The GaAs substrate was thinned using this technique from
the initial wafer thickness of 350 micron to approximately
150 micron. After mechanical polishing, the sample was re-
moved from the polishing fixture and cleaned with ultrasonic
agitation in acetone in two-steps to remove the adhesive and
particles created during the mechanical thinning. The GaAs
substrate was then removed completely using H2O2:NH4OH
which can be a highly selective etchant of GaAs with respect
to AlGaAs37.
A three step etching procedure was used with varying ratios
of H2O2:NH4OH starting with 12:1 for 15 minutes followed
by 30:1 for approximately 20 minutes longer until the GaAs
substrate was entirely removed revealing the first 200nm thick
AlGaAs etch stop layer as indicated by a shiny surface. After
McFadden et. al. 4
the GaAs substrate was removed, the sample was transferred
to a third H2O2:NH4OH solution having concentration 40:1
for 5 minutes to remove residual GaAs substrate not visible by
eye. A stir bar was used in all of the etchant solutions and the
wafer placement in the beakers ensured that solution was con-
stantly flowing over the entire wafer surface. The three-step
etch was found to result in a more reproducible procedure.
Once the substrate was removed, the remaining MBE
grown etch stop layers were selectively removed. Buffered
HF (BHF) is a highly selective etch of AlxGaAs with respect
to GaAs for x>0.738 and was used to remove the Al0.75GaAs
layers. Following removal of the first 200nm thick AlGaAs
layer, the 250nm GaAs etch stop was removed using a 10:1
1M C6H8O7:H2O2 solution which is another known selective
etchant for GaAs with respect to AlGaAs38. The citric acid
solution was chosen over the H2O2:NH4OH solution used to
selectively remove the GaAs substrate as it was found to be
more controllable for removal of thin GaAs films. The final
AlGaAs etch stop layer was then removed using BHF, and the
sample was immediately loaded in to the MBE growth system
for surface cleaning and aluminum regrowth.
V. SURFACE CLEANING AND ALUMINUM REGROWTH
If both Al/GaAs interfaces in the tri-layer structure are to
be pristine, the native oxide formed on the sample surface by
exposure to atmosphere must be removed. The native oxide
formed on the sample surfaces was removed at temperatures
below 400°C using atomic hydrogen. This low temperature
process was used as opposed to thermal desorption both to
protect the wafer bond, and to maintain the pristine Al/GaAs
interface. In order to determine appropriate conditions for na-
tive oxide removal on the GaAs surfaces resulting from the
substrate removal and selective etch processes, three samples
were prepared in the manner just described and loaded in to an
ultrahigh vacuum (UHV) growth and characterization cluster
tool equipped with atomic hydrogen cleaning, RHEED, and
X-ray photoelectron spectroscopy (XPS) which was used to
study the surface structure and chemistry.
RHEED and XPS measurements taken before hydrogen
cleaning confirm the presence of an amorphous oxide on the
surface indicated by a diffuse RHEED pattern along with the
presence of a prominent oxygen 1s peak observed in XPS.
After RHEED and XPS measurements, samples were sequen-
tially exposed to an atomic hydrogen flux provided by a ther-
mal cracker source operated at 1700°C. The hydrogen flux
was kept the same for all samples which was controlled by
adjusting a leak valve to obtain a set pressure of 1e-6 Torr in
a chamber having a base pressure <1e-9 Torr. Samples were
cleaned for 1 hour at variable temperatures of 275, 350, and
425°C. XPS measurements taken before and after hydrogen
cleaning are included as Fig. 3.
A clear reduction of the O 1s (not shown) as well as the
high binding energy shoulder on the As 3d XPS peaks indi-
cates removal of surface oxides by hydrogen cleaning. Similar
XPS scans were observed for all temperatures tested, which
demonstrates a large substrate temperature window for oxide
FIG. 3. XPS measurements of prepared GaAs surfaces following
hydrogen cleaning at variable temperatures. The vanishing of the
high binding energy shoulder on the As 3d peak indicates reduction
of the surface oxide.
removal using atomic hydrogen in this case. RHEED mea-
surements transform from a diffuse background before oxide
removal to a bright and clear diffraction pattern after oxide re-
moval indicating a single crystal surface following hydrogen
cleaning.
In order to complete the tri-layer process, samples were hy-
drogen cleaned at a substrate temperature near 300°C using a
hydrogen flux similar to that just described. Following hydro-
gen cleaning, samples were allowed to cool to room temper-
ature for > 4 hours and then loaded in to an MBE chamber
for Al regrowth. 50nm of Al was grown at room temperature
at a rate of 0.8Å/sec, completing the Al/GaAs/Al structure.
RHEED was observed before and during Al growth. RHEED
of the GaAs(100) following hydrogen cleaning resulted in a
(1x1) RHEED pattern. The 2-fold symmetric RHEED pattern
of the Al was found to be consistent with Al(110) having a
single in-plane rotational domain. RHEED images before and
after Al regrowth are shown in Fig. 4.
VI. STRUCTURAL CHARACTERIZATION OF
TRI-LAYERS
X-ray diffraction (XRD) was performed before and after
the wafer-bonding/Al regrowth process. Data taken from a
sample having a 40nm thick GaAs layer is shown in Fig. 5.
The omega-2theta measurement taken before wafer bonding
shown in Fig. 5(a) shows prominent peaks from the GaAs
substrate and the AlGaAs etch stop layers and confirms that
the first Al-layer is (100) oriented indicated by the presence
of an (200) Al diffraction peak and the absence of any other
peaks. Figure 5(b) shows the same measurement taken on the
same sample after the wafer-bonding and Al-regrowth pro-
cess. There are three prominent differences between the two
measurements: the appearance of the Al2O3(0006) peak from
the substrate that the tri-layer is bonded to, the reduction of the
GaAs substrate peak to a smaller peak from the 40nm thick
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FIG. 4. RHEED patterns of the wafer bonded GaAs(100) sur-
face (a) following atomic hydrogen cleaning and (b) after growth
of 50nm (110)Al showing the expected epitaxial relationship Al[-
110]||GaAs[011].
FIG. 5. XRD measurement (a) before and (b) after the wafer bond-
ing and regrowth process along with layer schematics of the struc-
tures.
GaAs layer, and the appearance of an Al(220) peak from the
regrown Al epi-layer.
Cross-section high-angle annular dark field scanning trans-
mission electron microscopy (HAADF-STEM) was per-
formed on the same Al/GaAs/Al tri-layer structure having a
40nm thick GaAs layer and images are included as Fig. 6. The
images show that the GaAs layer is structurally uniform and
crystalline throughout its thickness. Both Al/GaAs interfaces
are observed to be abrupt and epitaxial.
VII. DISCUSSION
Among the potential applications for epitaxial su-
per/semi/super tri-layers is their use in quantum information
processing applications such as employing tri-layer capaci-
tors and Josephson junctions in transmon circuits. Epitaxial
tri-layers could replace large area planar capacitors and AlOx
based JJs used in transmons, increasing scalability and coher-
ence times, but the loss associated with the interfaces as well
as the semiconductor itself need to be quite low in order to
improve upon current transmon technology. This work has
demonstrated that clean epitaxial interfaces may be formed
which are expected to result in low loss. The loss inherent to
the GaAs itself, however is not known and the obvious next
step following this work is to measure the loss tangent and
transport properties of the tri-layers and JJs.
The intrinsic loss tangent of III-V semiconductors includ-
ing GaAs is expected to be higher than elemental semi-
conductors such as Si and Ge owing to their piezoelectric-
ity as was discussed by Casparis et.al.4 for InP(100) sub-
strates and Scigliuzzo et al.39 for GaAs substrates. Thus, su-
per/semi/super tri-layers utilizing Si or Ge are expected to
show superior performance for this application as compared
to GaAs or other III-V materials. Though this work has pre-
sented a process for GaAs-based tri-layers, it is expected that
this process may be extended to Si-based structures. Si epi-
layers could be grown on III-V substrates and etch stop layers
such as the lattice matched GaP/AlGaP system. Much of the
remaining process would remain the same and similar selec-
tive wet etchants may be used.
Extending the wafer bonding process to semiconductor het-
erostructures is another potential application. The voltage-
tunable gatemon qubits presented by Casparis et al4 were fab-
ricated using InAs quantum well heterostructures grown on
InP(100) substrates. While the initial results are promising,
the remaining qubit components such as resonators and read-
out cavities were deposited directly on the lossy InP substrate
which limited performance. These limitations could be over-
come by bonding structures to low loss substrates such as sap-
phire or silicon with epitaxial superconductor contacts poten-
tially being regrown after wafer bonding.
VIII. SUMMARY
Epitaxial Al/GaAs/Al tri-layer structures have been made
using a novel wafer-bonding and regrowth technique. Because
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FIG. 6. TEM images of the wafer bonded tri-layer structure and Al/GaAs interfaces. Both interfaces are abrupt and epitaxial and the GaAs is
crystalline throughout its thickness.
the GaAs layer is initially grown on AlGaAs using standard
MBE growth procedures, it is high quality semiconductor that
can be made with arbitrary thickness. The crystal orientation
of both aluminum layers may be controlled by GaAs(100) sur-
face termination and growth temperature where (100), (110),
and (111)Al all may be grown on GaAs(100). The presented
process may be extended to other semiconductors and semi-
conductor heterostructures which could be used to improve
transmon and gatemon technology beyond state-of-the-art.
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